

Questdata

Volume 2 Issue #12

©

RELOCATOR

by
Enos Jones

It is a near certainty that many Elf owners have found themselves in the position where it is necessary to add some additional code inside an existing machine language program either because during development an omission occurred or just to bring about improvements in an existing program. At that point two options generally exist:

1. Replace two or more bytes with a jump or branch to the new routine which is somewhere else in memory, then restore the last bytes at the end of the new routine and jump back at a point past the patch. This is not always acceptable.
2. Manually relocate the existing code to make space for the new routine. This involves rewriting the program out on paper and adjusting the branch instructions, and then reentering it. Again it is far from optimal.

The solution to this dilemma was to write a machine language program which performs the second type of relocation quickly and painlessly. It requires 11 bytes of information as follows:

- A. Function select 00 – fix references only
 - 01 – move block and fix references
 - 02 – move block only
- B. Starting address of (2 bytes A1–Hi address code to be relocated A2–Lo address).
- C. Ending address of (2 bytes B1–Hi address code to be relocated B2–Lo address).

- D. Destination address (2 bytes D1–Hi address for code to be relocated to D2–Lo address).
- E. First address to (2 bytes F1–Hi address have references fixed F2–Lo address).
- F. Last address to have (2 bytes F3–Hi address references fixed F4–Lo address).

The relocator uses the technique of immediate data display to prompt for each of the various parameters it needs. That is, the output display of the Super Elf will display 'FC' when a function code is required at which time the appropriate keys are pressed followed by '!'. Elf will accept it and delay before prompting for the next parameter.



The relocator performs a block move if function code 00 is entered. The relocator both moves the block and fixes branch references if code 01 is selected. If 02 is selected, only the branch references are fixed (i.e. no block move).

The relocator fixes references by first calculating the offset to add to the branch reference by computing offset equals (b–d). Then, it searches through the specified fix reference range (e through f) for branch instructions and when one is found it adds the offset to the next byte and replaces that byte.

It must be noted that the relocator does not adjust load immediate (F8) instructions so register set-ups using the technique must be manually changed. Additionally, the relocator performs a block move by moving a block end first.


Thus block moves which result in moving the block from a lower address to a higher address will always work, while moving a block from a higher address to a lower address will have to be done with caution. In the latter case, we must specify a destination address which is a lower address than the start of the original block to be moved. Finally, when relocating blocks of code which are data, function code 02 should be used so that no data would be inadvertently changed by being mistaken for a branch type instruction.

The program begins at 0400 (assumes that the PC is R3). When all the indicated parameters have been entered, the program does the indicated function and terminates by display 'AA' and going into an endless loop.



REGISTER USAGE:

- R2 - Stack
- R3 - PC
- R4 - First address of block to be relocated
- R5 - Last address of block to be relocated
- R6 - Destination Addr.
- R7 - First address to have references fixed
- R8 - Last addr. to have references fixed.
- R9 - Function Code.
- RA - 2 byte code table
- RB - 3 byte code table
- RC - CALL FIX
- RD - CALL MOVE
- RE - INPUT ROUTINE



ADDR	CODE	LABEL	OPCODE	OPERAND	COMMENT
0400	F8 04	START:			R2 - Stack
0402	B2				*
0403	F8 F0 A2				*
0406	F8 05 BE				RE-Input routine
0409	F8 01 AE				*
040C	F8 05 BC				RC-Fix reference
040F	F8 14 AC				*
0412	F8 04 BD				RD-Move routine
0415	F8 5F AD				*
0418	E3 64 FC				Get Function code
041B	DE A9				*
041D	E3 64 A1				Get address of 1st
0420	DE B4				Block to be
0422	E3 64 A2				relocated. . .
0425	DE A4				*
0427	E3 64 B1				Get last addr. of
042A	DE B5				block to be
042C	E3 64 B2				relocated.
042F	DE A5				*
0431	E3 64 D1				Get destination
0434	DE B6				address
0436	E3 69 D2				*
0439	DE A6				*
043B	E3 64 F1				Get first address
043E	DE B7				to have ref.
0440	E3 64 F2				fixed and last
0443	DE A7				
0445	E3 64 F3				
0448	DE B8				
044A	E3 64 F4				
044D	DE A8				
044F	89				Get function code
0450	FF 02				
0452	33 5B		BGE	CONT	
0454	F8 05 BA				CALL FIX
0457	F8 D0 AA				
045A	DC				
095B	89		GLO	R9	Get function code
045C	30 87		BR	FINISH	
045E	DE	RETURN:	SEP	R3	
045F	E2 85	MOVE:	SEX	R2	Get low end
					address
0461	52 84		STR	R2	Get low start
					address
0463	F5		SD		Subtract
0464	AF		PLO	RF	Store in RF.0
0465	95 52		GHI	R5 STR 2	
0467	94 75		GHI	R4 SUD B	Sub. high start
					from high GHI
0469	BF		PHI	RF	Store in RF.0
046A	86		GLO	R6	Get low destin-
					ation addr.
046B	52		STR 2		Store
046C	8F		GLO	RF	
046D	F4		ADD		
046E	AF		PLO	RF	
046F	96		GHI	R6	Get high destin.

ADDR	CODE	LABEL	OPCODE	OPERAND	COMMENT	ADDR	CODE	LABEL	OPCODE	OPERAND	COMMENT
0470	52		STR	via R2		0544	21 1A	CHECK2:	DEC R1	INC RA	All table entries
0471	9F 74		GHI	RF ADC		0546	81		GLO	R1	Checked?
0473	BF		PHI	RF		0547	3A 25		BNZ	ANOTHER	No branch
0474	26		DEC	R6		0549	F8 0A	A1 2 BYTE	LDI	0A PLO R1	Load number no
0475	05	ANOTHER	LD5		Load via end addr.			(NON)			effect 2 byte
0476	5F	STORE	RF		Store via mod.						codes
0477	25 2F		DEC R5	DEC RF	Dec. to address	054C	EA	AGAIN:	SEX	RA	RA is index
0479	96 52		GHI R6	STR 2		054D	07		LD7		Load from block
047B	9F F5		GHI RF	SUB		054E	F3		XOR		Check if 2 byte
047D	3A 75		BNZ	ANOTHER		054F	3A 67		BNZ	CHECK3	number
047F	86 52		GLO R6	STR 2		0551	17		INC	R7	No go check other
0481	8F F5		GLO RF	SUB							codes
0483	3A 75		BNZ	ANOTHER							Yes, just
0485	30 5E		BR	RETURN							increment
0487	32 8A	FINISH	BZ	SKIP		0552	E2 98		SEX R2	GHI R8	At end of
0489	DD		CALL	MOVE		0554	52 97		STR R2	GHI R7	reference fixing?
048A	F3		SEX	R3	Display end of	0556	F5		XOR		*
048B	64 AA		OUT4		program	0557	33 61		BNZ	N FIN.	
048D	30 8D	LOOPA:	BR	LOOPA	'AA'	0559	88 52		GLO RS	STR R2	
0500	D3	RETURN:	SEP	R3		055B	87 F5		GLO R7	XOR	
0501	3F 01	INPUT:	BN4		Wait for	055D	33 61		BNZ	N FIN	
0503	37 03		B4		*Input	055F	30 13		BR	END FIX	*Yes return from
0505	32 6C 64		SEX R2	INP4 OUT4	Display input	0561	17		INC	R7	routine
0508	22		DEC	R2	*	0562	F8 D0 AA		LDI	XX PLO RA	Inc. block pointer
0509	F8 FF B1		LDI	FF PHI R1	Delay before						Reset table
0506	91 21		GHI R1	DEC R1	Returning	0565	30 22		BR	CYCLE	pointer
050E	3A 0C		BNZ		*						Go process
0510	02		LD2		Put input in D	0567	21 1A	CHECK3:	DEC R1	INC RA	(through table)
					register	0569	81		GLO	R1	All table entries
0511	30 00		BR	RETURN	Return	056A	3A 4C		BNZ	AGAIN	checked?
0513	D3	RETURN	SEP	R3		056C	F8 07	A1 3 BYTE	LDI	07 PLO R1	No! Branch
0514	86 52	FIX:	GLO R6	STR 2	Get destination			(ACT)			Yes, check 3 byte
					low address	056F	EA	MANY	SEX	RA	Opcode tables
0516	87		GLO	R7	Get fix start(low)	0570	07		LD7		Load from clock
0517	F5 AF		SD	PLO RF	Subtract and store	0571	F3		XOR		Check if 3 byte
					in F.0						opcode
0519	96 52		GHI R6	STR R2	Get destination	0572	3A 81		BNZ	CHECK4	No! Branch
					address (high)	0574	E7 17 17		INC R7	INC 17	Yes! Point to low
051B	97 75		GHI R7	SDB	Get fix start						address
					(high)	0577	8F F4 73		GLO RF	ADD	Add bias to it
051D	BF		PHI	RF	Subtract and store	057A	9F 74 57		GHI RF	ADC ST7	and change it
					in F.1						and change it
051E	87 73		GLO R7	STX D	Push fix start on	057D	17 C4		SEX	R2	
0520	97 73		GHI R7	STX D	Stack	057F	30 2F		BR	BLOCKEND	
0522	F8 0F	A1 CYCLE:	LDI	0F PLO R1	Load number	0581	21 1A 81	CHECK4:	DEC R1	IN	
					affected 2 byte	0584	3A 6F		BNZ	MANY	
					ops	0586	17		INC	R7	
0525	FA	ANOTHER:	SEX	RA	RX is now A	0587	F8 D0 AA		INC	R7	Reset table
0526	07		LD7		Load from block	058A	30 22		BR	CYCLE	
0527	F3		XOR		Check if 2 byte						
					(Aff.) code						
0528	3A 44		BNZ	CHECK2	No, go check other						
					tables	ADDR CODE					LABEL
052A	E7 17		SEX R7	INC R7	Yes! Point to	05D0	30 31 32 33 34 35 36 37				TWO BYTE
					branch value	05D8	39 3A 3B 3C 3D 3E 3F				*
052C	8F		GLO	RF	Get bias value	05DF	7C 7D 7E 7F F8 F9 FA FB FC				TWO BYTE
052D	F4 57		ADD	STR7	Add to value,	05E7	FD FF				(No affect)
					change value	05E9	C0 C1 C2 C3 C9 CA				
052F	E2	BLOCK END:	SEX	R2	R2-Index						
0530	98 52		GHI R8	STR R2	All block bytes						
0532	97 F5		GHI R7	SUB	Looked at?						
0534	33 3E		BNZ	MORE	*						
0536	88 52		GLO R8	STR 2	*						
0538	87 F5		GLO R7	XOR							
053A	33 3E		BNZ	MORE							
053C	30 13		BR	ENDFX	Yes, return from						
					routine						
053E	17	MORE:	INC	R7	Increment block						
					pointer						
053F	F8 D0 AA		LDI	PLO RA	Restore table						
					pointer						
0542	30 22		BR	CYCLE	Go process another						

Quest Electronic Documentation and Software by Request Policy is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 3.0 Unported License.

Q*BUG

Welcome to the QUEST BASIC USERS GROUP.
(Here after known as QBUG)

Hopefully, this will be a regular feature of QUEST DATA devoted to users of the QUEST SUPER BASIC VERSION 5.0 program. Emphasis will be on machine language enhancements to SUPER BASIC. My aim will be to pass along any improvements that you, the readers of this column, contribute and a few of my own. Since this is a USERS group column, it is your input that will support future columns. Please send in any ideas, suggestions, questions, or what have you, so that we can keep the column rolling.

I am a self-taught machine language tinkerer and am not a real hotshot programmer. However, with a little patience and some hard disassembling of SUPER BASIC, I feel anyone can learn the fundamental workings of SUPER BASIC and come up with some useful gimmicks even if they only satisfy some personal whim.

First thing, let me explain the format in which I will write numbers in this and any future columns.

By now, hopefully, you know that the internal workings of the 1802 microprocessor are expressed in hexadecimal format numbers (hex). This means that any reference to register contents, memory contents, addresses, etc. should and will henceforth be in hex form. If I write "Page 3500" or "Address 2345", these will always be hex numbers. I will not show an "M" prefix for an address or an "H" suffix for a number.

Of course, any number within a Basic program, unless preceded by a # or a @, will be in decimal format.

Also, SUPER BASIC VER. 5.0 will henceforth be called simply "Super" which it surely is!

Because my setup consists of an ELF II with the Netronics Video Board and terminal, some of my changes to SUPER are made to satisfy the limitations imposed by the quirks in the ELF II equipment. I do not do much original programming in BASIC and usually concentrate on converting published programs for TRS or other computers to a format usable in SUPER or machine language programming.

Now, let me present a method for providing a little quicker start up for SUPER.

SUPER 5.0, as presently configured and written, requires that the user respond with a C/R or 'M' when first bringing up SUPER. This is to allow SUPER to measure the terminal time constants and 'stuff' them into work page 0000 at locations 00E7 and 00E8. This routine is included so that SUPER will be somewhat hardware independent and can be used on any terminal.

Once the user has run SUPER on his terminal, these constants are available for reuse and the initial C/R or 'M' response can be eliminated. Also, the initialization routine occupies memory location 3493 to 34CC and this program space can be used for other routines.

The key to eliminating the initialization routine is the inclusion of work page 0000 to 00FF in the taped master SUPER program. This will insure that the work page and the time constants and other data recorded on the work page will be loaded into memory when SUPER is loaded. Thus, SUPER, when first re-recorded to your backup tapes, should be recorded from memory location 0000 to the end of your particular version of SUPER. This will include the time constant location 00E7 and 00E8 and allow us to completely eliminate the initialization routine at 3493.

SUPER vectors to the Serial I/O initialization routine with a long branch at location 3300 to location 3400. The final long branch to the initialization routine is C0 34 93 at location 3400. For ELFII users, this should be changed to C0 31 48 (the actual CLS routine) to clear the screen and return to the C/W prompt. I presume that non ELFII owners can merely change location 3400 to a D5 instruction but cannot guarantee the results.

Finally, for this column, we should discuss procedures for providing cassette tape deck control on an ELF II using the Netronics motor control board.

Although the manual for SUPER 5.0 states that cassette tape deck control can only be accomplished with a hardware change, I find that a simple software change in SUPER will provide motor control without any hardware changes. Page 3200 of SUPER contains most of the cassette in/out routines. Simply stated, although not exactly step by step, non-ELF II deck control uses the byte 00 to turn off the input and output decks, byte 01 to turn on the input deck,

and byte 02 to turn on the output deck. The ELF II uses byte 00 to turn on both decks, byte 01 to turn on the output deck, and byte 02 to turn on the input deck. Additionally, byte 03 will turn off both decks.

The first change to be made will insure that both decks are turned off when SUPER is first entered. Since we will be using and saving work page 0000 as part of the SUPER program, we can put a simple little routine at location 0000 to turn the decks off and then jump to the Cold Start routine at location 0100. This change is:

```
0000 - E0 67 03 (Output byte 03,turn off decks)
0003 - C0 01 00 (Jump to Cold Start)
```

The next change is to the byte at location 32A0. This is the byte to turn off both decks after a Pload, Psave, Dload, or Dsave and is presently '00'. Change this byte to '03' and you now turn off the ELF II decks.

Next, we will change the bytes which turn on the input or output decks. This is presently controlled by a tricky routine at location 321E thru 3225.

Apparently, SUPER enters the cassette I/O routines with the DF register set to 1 if it is in the Dsave or Psave mode. DF is tested and if it is 1, execution jumps to location M 321EH. SUPER will then load D with 01 (F8 01 at 321E), add (7C) D, DF, and the 00 byte at 3221, and put the results in D and on the stack(52). D is then shifted to the right (F6) and DF is tested for 0.

If SUPER did come in with DF set to 1, adding the 01 in D and the 1 in DF and putting the result in D will make D=2. Shifting 02 (0000 0010 in binary) to the right would leave D=01 and force DF=0 (0000 0001(0 to DF)). The DF test at 3224 (3B) would be true and execution would branch to location 32B5. This is the cassette output routine and the byte 02 on the stack would eventually be sent to the output deck by the 63 instruction at location 32C1.

If SUPER entered the cassette I/O routines in the Pload or Dload mode, DF will be set to 0. The 01 at 321E would be added to DF (0) and the result put in D. Shifting 01 right would force DF=1 and the DF test at 3224 would fail and execution would continue at 3226. This is the cassette input routine and the 01 would be sent to the input deck by the 63 instruction at location 3226.

To make the changes necessary for the ELF II, we will simplify the routines somewhat. Since locations 3200 to 3205 are actually unused, we will use them for part of our changes. First, at location 321E, we will put a

short branch to location 3200 (33 00). This branch is conditional, based on the state of DF. If DF=1, the test is true and execution will branch to 3200. Thus, if SUPER enters in the Dsave or Psave mode, we will branch to 3200. At location 3200, we will load D with 01 (F8 01), put 01 on the stack (52) and unconditionally branch (30 B5) to location 32B5, where the 01 byte will be sent to the output deck and execution in the output mode will continue.

If SUPER entered in the input mode, the conditional branch at 320E will not take effect since DF will equal 0. We will then want to load D with 02 (F8 02) at location 3210, put 02 on the stack, and continue execution at 3226, the cassette input routine. The 02 in D will be sent to, and turn on, the input deck and execution in the input mode will continue.

Incidentally, ELF II owners, don't forget to change the 63 instructions at 3226, 32A2, and 32C1 to 67.

In summary, the cassette changes are:

```
0000  E0 67 03
0003  C0 01 00
3200  F8 01 52 30 B5 C4
321E  33 00
3220  F8 02 52 C4 C4 C4 67
32A0  03 52 67
32C1  67
```

EDITORS NOTE:

This will be a regular feature as we have 6 more ready to publish!

CONGRATULATIONS FRED

QUESTDATA
P.O. Box 4430
Santa Clara, CA 95054

Publisher.....Quest Electronics
Editor.....Paul Messinger
QBUG Editor.....Fred Hannan
Proof Reading.....Judy Pitkin
Production.....John Larimer

The contents of this publication are copyright and shall not be reproduced without permission of QUESTDATA. Permission is granted to quote short sections of articles when used in reviews of this publication. QUESTDATA welcomes contributions from its readers. Manuscripts will be returned only when accompanied by a self addressed stamped envelope. Articles or programs submitted will appear with the authors name unless the contributor wishes otherwise. Payment is at the rate of \$15 per published page. QUESTDATA exists for the purpose of exchanging information about the RCA 1802 microcomputer.

THE COSMAC KID

By Mark Wendell

It had been a great day. I had just finished killing off seventeen Klingons in the computer of a local college. When I got home, I checked the mail. Waiting for me was Popular Electronics and I read the article and was completely blown away, being relatively new to micros and the language, but my interest had been caught, the seed was planted. I read up as much as I could on micromputers in general, and I got out all of my back issues of Popular Electronics, Radio-Electronics, and Elementary Electronics, trying to find as much as I could about the elusive 1802.

Having just graduated from junior high, my finances were almost non-existent (have you ever seen a rich just-graduated junior high schooler?). So I had to start scrimping and saving, working my fingers to the bone, and weaseling as much as I could from my parents. And then came my birthday. Since I had been such a good kid all year (heh, heh), my dad decided to split the cost with me. I was almost there.

Now I had to figure out which kit to get. After price-comparing and writing some letters, I decided on Quest.

There was only one more obstacle to overcome: my mother, who hates machines with a passion. The following is a conversation between myself and the matriarch of the household on the day I finally had all the money raised.

"Yes, but what can it do? What is it good for?!"

"Well...er...it can count. And it can make sounds!" I gulped, the slow terror of rejection rising in my gut.

"It can count and make noise, and it costs over a hundred bucks!" Oh.

"Well, it also can...uh...make neat pictures on the TV!"

"I just don't know, it just doesn't sound like its worth it..."

And suddenly I had it, I'd stick her with education!

"Its also educational! It can teach me logic,

and Boolean algebra, and electronics, and number systems, and programming!" I had her by the... er...I sure had her now.

"Well, if you think its worth it, but...ah... what can it do?" You get the picture.


Three days later, weary and worn, but happy at my eventual victory, I sent out my order for a Super Elf kit.

A little less than a week later I got it via UPS and eagerly looked it over. After going through two rolls of solder, I viewed my creation and took the big step: I plugged it in. And...nothing happened. Completely crushed and at the point of suicide, I wrapped it up and sent it back the next day for repairs. Time munched onward.

A month later, my Elf came back home with a doctor's bill attached. I paid the bill and looked it over. Apparently, I had made a few construction errors (I'm only human), but it was better now. Again I plugged it in, only this time I saw the most glorious pair of red zeroes that I had ever seen in my whole life, and these were flanked by magnificent stars that shone brilliantly, expressing the 1802's mode and state of mind. Since I had read up on programming, I loaded my first program; 7B00! Boy! Another star blinked into life! Totally overjoyed, I ran the gamut of programs listed in Popular Electronics. When I came to the sound generators, I became ecstatic—it was the most incredibly fantastic thing in the whole world! But even that didn't last forever. My software was definitely sparse, so I began looking around. Suddenly, there was a glimmering light—a ray of hope befell my eyes as I received the first complimentary issue of QUESTDATA. This was where it was at! I readily subscribed, and am now happily feeding my Elf wondrous programs. The little Elf greedily accepts all programs with open RAM and churns out results perfectly. The COSMAC is a willing jinni and joyfully serves any lucky soul fortunate enough to own the microprocessor of microprocessors: the 1802.

E~BUG..2

BY
PHILLIP LIESCHESKI



COOPS—
Here is the rest of the flow diagrams inadvertently left out of the last issue along with an updated and now complete monitor source.

Quest Electronic Documentation and Software by Roger Pflits is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 3.0 Unported License.


```

4784: D44860 LOAD1      CALL      OADR      IADR      OADR      IADR
4787: D44824 IMEX       CALL      IMEX       IADR      IADR
478A: 61      R1        CALL      R1        R1        R1
478B: 50      R0        CALL      R0        R0        R0
478C: 10      R0        CALL      R0        R0
478D: 3084    BR         LOAD1
* INPUT CR SUBR
478E: D44865 INSP      CALL      IADR      IADR      IADR
4792: D44866 INSP1     CALL      OADR      OADR      OADR
4795: 40      LDA       R0
4796: D44847 CALL      OADR      OADR      OADR
4799: D447E5 CALL      INCR      INCR      INCR
479C: 3092    BR         INSP1
* EXECUTE CODE ROUTINE
479E: D44865 EXEC      CALL      IADR      IADR      IADR
47A1: 80      GLO      R0
47A2: 73      STXO    R0
47A3: 90      GHI     R0
47A4: 73      STXO    R0
47A5: D5      RETN
* DUMP CODE ROUTINE
47A6: D44865 DUMP     CALL      IADR      IADR      IADR
47A9: FA08    LOI     R08
47AB: AB      PLO     RB
47AC: D44860 DUMP2     CALL      OADR      OADR      OADR
47AD: 40      LDA     R0
47AE: D44847 CALL      OADR      OADR      OADR
47AF: F820    LOI     BLANK
47B3: D44703 CALL      LDI     LDI
47B5: 2B      DEC     RB
47B6: 8B      GLO     RB
47B7: 8B      GLO     RB
47BA: 5AAF    BNZ    DUMP2
47BC: D447E5 INCR     INCR
47BE: 30A9    BR      DUMP1
* MODIFY CODE ROUTINE
47C1: D44865 MODI     CALL      IADR      IADR      IADR
47C4: D447EC CALL      OLF      OLF
47C7: D44860 MODI2   CALL      OADR      OADR      OADR
47CA: 40      LDA     R0
47CB: D44847 CALL      OADR      OADR      OADR
47CC: D44707 CALL      IADR      IADR      IADR
47CD: 52      STR     R2
47CE: FF0D    SMI     CR
47CF: 32C4    BZ     MODI1
47D0: F0      LDX    R0
47D1: FF3C    SMI     DASH
47D2: CA470D LBNZ    EBUGS
47D3: D44824 CALL      IADR      IADR      IADR
47D4: 61      GLO     R1
47D5: 20      DEC     R0
47D6: 50      STR     R0
47D7: 10      INC     R0
47D8: 30C7    BR
* INPUT CR SUBR
47E5: D44707 INCR     INCR      IADR      IADR
47E8: 47E8: DISPLAY ADDRESS
47E9: 47EA: GET DATA BYTE
47EC: 47ED: STORE IN MEMORY
47EE: 47EF:
47F0: 47F1:
* INPUT HEX DIGIT SUBR
47F2: D44707 IMXD     CALL      IADR      IADR
47F3: 52      STR     R2
47F4: FF2E    FF2E    PERIOD
47F6: C2470D LBZ     PERIOD
47F7: F0      LDX     EBUGS
47F8: F800    LDX     CR
47F9: C24820 LBZ     CR
4801: F0      LDX     IMXD3
4802: FF30    LDX     #30
4803: 3B18    BL      IMXD2
4804: FF0A    BL      #0A
4805: 330D    BL      #0A
4806: F00A    BGE    #0A
4807: 330D    BGE    #0A
4808: F00A    BGE    #0A
4809: D5      RETN
480A: 480A: 60 TO IT VIA SRETN
480B: FF07    SMI     IMXD1
480C: 3B18    BL      IMXD2
480D: FF06    SMI     #06
480E: 3318    BGE    IMXD2
480F: FC10    ADI    #10
4810: D5      RETN
4811: 4811: GET ADDR
4812: 4813: PREP B CNTR
4814: 4815:
4816: 4817:
4818: 4818: DISPLAY ADDR
4819: D44703 CALL      IMXD2
4820: C047F2 LBP     IMXD2
4821: F0      LDX     IMXD3
4822: F980    ORI     RETN
4823: D5      RETN
4824: D447F2 IMEX     CALL      IADR      IADR
4825: 52      STR     R2
4826: FB8D    XRI     #8D
4827: C247EC LBZ     #0F
4828: 22      DEC     R2
4829: 91      DEC     R1
4830: FE      SMI     #1
4831: FE      SMI     #1
4832: B1      PHI    R1
4833: B1      PHI    R1
4834: F6      SHR    R1
4835: F6      SHR    R1
4836: F6      SHR    R1
4837: F6      SHR    R1
4838: F6      SHR    R1
4839: 52      STR     R2
4840: 91      GHI    R1
4841: 91      GHI    R1
4842: 61      GLO    R1
4843: 61      GLO    R1
4844: FE      SMI    R1
4845: FE      SMI    R1
4846: FE      SMI    R1
4847: FE      SMI    R1
4848: 4848: WAIT FOR A CR
4849: 4849:
4850: 4850: GET ADDR
4851: 4851: OUTPUT A LINEFEED
4852: 4852:
4853: 4853: DISPLAY MEM CONTENTS
4854: 4854:
4855: 4855: CHECK FOR AN INSERT
4856: 4856:
4857: 4857: ABORT OP
4858: 4858: GET NEW BYTE
4859: 4859: STORE IT IN MEMORY
4860: 4860:
4861: 4861:
4862: 4862:
4863: 4863:
4864: 4864:
4865: 4865:
4866: 4866:
4867: 4867:
4868: 4868:
4869: 4869:
4870: 4870:
4871: 4871:
4872: 4872:
4873: 4873:
4874: 4874:
4875: 4875:
4876: 4876:
4877: 4877:
4878: 4878:
4879: 4879:
4880: 4880:
4881: 4881:
4882: 4882:
4883: 4883:
4884: 4884:
4885: 4885:
4886: 4886:
4887: 4887:
4888: 4888:
4889: 4889:
4890: 4890:
4891: 4891:
4892: 4892:
4893: 4893:
4894: 4894:
4895: 4895:
4896: 4896:
4897: 4897:
4898: 4898:
4899: 4899:
4900: 4900:
4901: 4901:
4902: 4902:
4903: 4903:
4904: 4904:
4905: 4905:
4906: 4906:
4907: 4907:
4908: 4908:
4909: 4909:
4910: 4910:
4911: 4911:
4912: 4912:
4913: 4913:
4914: 4914:
4915: 4915:
4916: 4916:
4917: 4917:
4918: 4918:
4919: 4919:
4920: 4920:
4921: 4921:
4922: 4922:
4923: 4923:
4924: 4924:
4925: 4925:
4926: 4926:
4927: 4927:
4928: 4928:
4929: 4929:
4930: 4930:
4931: 4931:
4932: 4932:
4933: 4933:
4934: 4934:
4935: 4935:
4936: 4936:
4937: 4937:
4938: 4938:
4939: 4939:
4940: 4940:
4941: 4941:
4942: 4942:
4943: 4943:
4944: 4944:
4945: 4945:
4946: 4946:
4947: 4947:
4948: 4948:
4949: 4949:
4950: 4950:
4951: 4951:
4952: 4952:
4953: 4953:
4954: 4954:
4955: 4955:
4956: 4956:
4957: 4957:
4958: 4958:
4959: 4959:
4960: 4960:
4961: 4961:
4962: 4962:
4963: 4963:
4964: 4964:
4965: 4965:
4966: 4966:
4967: 4967:
4968: 4968:
4969: 4969:
4970: 4970:
4971: 4971:
4972: 4972:
4973: 4973:
4974: 4974:
4975: 4975:
4976: 4976:
4977: 4977:
4978: 4978:
4979: 4979:
4980: 4980:
4981: 4981:
4982: 4982:
4983: 4983:
4984: 4984:
4985: 4985:
4986: 4986:
4987: 4987:
4988: 4988:
4989: 4989:
4990: 4990:
4991: 4991:
4992: 4992:
4993: 4993:
4994: 4994:
4995: 4995:
4996: 4996:
4997: 4997:
4998: 4998:
4999: 4999:
5000: 5000:

```

```

4842:          IRX          R1          IMEX
4843:          OR           R1          IMEX
4844:          PLO          R1          IMEX
4845:          BR           R1          IMEX

          * OUTPUT HEX NUMBER SUBR
4847:          60          STXD
4848:          F6          SMR
4849:          F6          SMR
484A:          F6          SMR
484B:          F6          SMR
484C:          FF0A       SMI
484E:          C7          LSNF
484F:          FC07       ADI
4851:          FC3A       ADI
4853:          D4703      CALL
4856:          60          IRX
4857:          F0          LDX
4858:          FA0F       ANI
485A:          FF0A       SMI
485C:          C7          LSNF
485D:          FC07       ADI
485F:          FC3A       ADI
4861:          D4703      CALL
4864:          D5          RETN

          * INPUT ADDRESS SUBR
4865:          D4824       IADR
4868:          81          CALL
4869:          A0          GLO
486A:          91          PLO
486B:          80          GHI
486C:          D5          PHI
486D:          50          RETN

          * OUTPUT ADDRESS SUBR
486E:          D4847       QADR
486E:          80          GHI
486E:          80          CALL
4871:          60          GLO
4872:          D4847       CALL
4875:          F83A       LDI
4877:          D4703      CALL
487A:          F820       LDI
487C:          D4703      CALL
487F:          D5          RETN

          * RE-ENTRY ROUTINE
4880:          A1          BENT1
4881:          F847       PLC
4883:          B6          LDI
4884:          F802       PHI
4886:          A6          LDI
4887:          86          PLO
4888:          23          LDM
4889:          53          DEC
488A:          9E          STR
488B:          83          GHI
488C:          F88F       PHI
488E:          A3          LDI
488E:          D3          PLO
4890:          81          SEP
4891:          D4847       BENT2
4894:          C0470D      GLO
4894:          LBP          CALL
4894:          EBUGS       LBP
    
```

QUESTDATA
P.O. Box 4430
Santa Clara, CA 95054

A 12 issue subscription to QUESTDATA, the publication devoted entirely to the COSMAC 1802 is \$12.
(Add \$6.00 for airmail postage to all foreign countries except Canada and Mexico add \$2.00)
Your comments are always welcome and appreciated. We want to be your 1802's best friend.

Payment.

- Check or Money Order Enclosed
- Master Charge No
- Bank Americard No
- Visa Card No

Expiration Date: _____

Signature _____

- Renewal
- New Subscription

NAME _____

ADDRESS _____

CITY _____

STATE _____

ZIP _____

FROM THE PUBLISHER

SEND IN YOUR PROGRAMS

We have been very encouraged by the content, quality and quantity of programs submitted for publication to QUESTDATA. Please keep them coming. We are interested in all types of programs including software and hardware large and small, Basic and machine language covering all subjects. Programs of 256 bytes or less are particularly needed. Also we will be publishing more hardware oriented articles, with your support naturally. The format we would like you to use would include a typed write-up with annotated code listing and a flow chart. We will continue to pay at the rate of \$15.00 per published page. Programs submitted in machine readable form (Basic, Basic editor, or Editor-Assembler cassettes) and or "camera ready" will get higher payment and are likely to be published sooner. Write for our free "How to write for QUESTDATA" instructions. Please enclose a self addressed stamped business size envelope for your copy by return mail.

TIME TO RESUBSCRIBE

Since many of you began with issue #1 of volume II, many subscriptions are up for renewal. The price remains at \$12.00 (with the exception of Canada and Mexico) for 12 issues in spite of increased mailing costs. It is an extremely attractive value for any 1802 computer user. We expect to have some very interesting issues during 1982 that will make your computer more usefull as well as entertaining. After several major staffing changes and production improvements it appears that issues can be published regulary and frequently with an objective of at least ten per year. An exciting new series on QUEST SUPER BASIC begins with this issue and will continue on through volume III. New subscriptions or renewals may be accomplished relatively painlessly by filling in the form at the end of this issue. If you haven't renewed yet this may be your last issue. Thank you for your support in the past.

With this issue we complete the second volume of QUESTDATA. This volume will be bound and offered as we have the first volume and will do again when we complete the succeeding volumes.

COSMAC CLUB COSMAC CLUB COSMAC CLUB COSMAC CLUB COSMAC CLUB COSMAC CLUB

24 QUESTDATA
 P.O. Box 4430
 Santa Clara, CA 95054

ADDRESS CORRECTION REQUESTED

BULK RATE
U.S. Postage Paid
QUEST
Electronics
Permit No. 549
Santa Clara, CA

Quest Electronics Documentation and Software by Roger Pflin is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 3.0 Unported License.