The following "Microprocessor Manual System 00" by Joseph A. Weisbecker was provided courtesy of Hagley Museum and Library (http://www.hagley.org).

Permission to publish this document on the COSMAC ELF website (http://www.cosmacelf.com) was granted to Dave Ruske on July 18, 2016 by Lucas Clawson, Reference Archivist / Hagley Historian.

Whenever possible, this material should be cited in accordance with standard bibliographic practice to facilitate future scholarly investigation.

Title Microprocessor Manual System 00

Author Weisbecker, Joseph A.

Location Hagley Museum and Library, from David Sarnoff Library Collection (Acc. 2464), Box

873, Folder 2

Published RCA, ~1971


Contents Section I - System Description — Section II - Order Code — Section III - Operating

Procedures — Section IV Detailed Logic — Section V - Sample Programs

MICROPROCESSOR MANUAL SYSTEM 00

BY

JOSEPH A. WEISBECKER



Section I - System Description

Section II - Order Code

Section III - Operating Procedures

Section IV - Detailed Logic

Section V - Sample Programs

Section I - System Description

A. General

The basic, stand alone, micro-processor system comprises the following physical units as illustrated on the title page:

- 1. Micro-processor
- 2. Display
- 3. Card Reader and Punch
- 4. Switch box

This system satisfies a number of applications such as game playing and classroom use. It can be readily expanded via addition of peripheral devices and memory. Potential applications for expanded systems include testors, monitors, intelligent terminals, controllers, off line data processing devices, music synthesizers, etc.

All logic circuits utilize standard 7400 series TTL chips. (Refer to manufacturers' literature for circuit details.) The system as shown requires about 100 watts (including 60 watts for the display). System weight is about 30 pounds (including 10 for display).

A system block diagram is shown in Figure 1. The system comprises the following:

- M Memory (64K bytes maximum)
- R Register Array (16-16 bit registers)
- F Function unit (binary add, subtract, logical, shift)
- C Control
- E External interface
- D External device.

These functional units are connected via an 8 bit (byte) bus as shown. These units are described briefly below and in more detail in subsequent sections.

B. Basic Micro-processor

This physical unit contains the logic circuits for instruction interpretation and execution, power supplies, input-output interface circuits, 1024 bytes of memory, and an operator control panel. It also includes 16 switches for data and/or program entry in "Hex" format.

Memory capacity can be expanded to 64K bytes maximum. Word length is 8 bits. Two machine cycles of 1.6 µs minimum are required per instruction. Maximum instruction execution rate is 300K ops/sec. A direct memory access channel permits independent, asynchronous input/output up to 200K bytes/sec. An external program interrupt line is also provided.

Figure 2 shows the data flow paths within the micro-processor. (Detailed logic will be found in Section IV.) Register naming, and memory addressing conventions are described below.

 $R\emptyset$, R1 represent an addressable array of sixteen 16-bit R registers. R \emptyset is the least significant R register byte and R1 is the most significant R register byte. X, P, and N are three 4-bit registers. The contents of X/P/N specify one of the 16 R registers. R(N) is used here to denote the R register specified by the 4 bits contained in the N register. R \emptyset (N) specifies the low order 8 bits (byte) of the R register selected by N. R1(N) specifies the high order byte of an R register. The contents of a specified R register (2 bytes) can be transferred to A and C registers. The 16 bits in A are used to address M. The 16 bits in C can be incremented or decremented by "1" and written back into R.

M(R(N)) refers to a one byte memory location addressed by the contents of R(N). This indirect addressing system is basic to the simplicity and generality of the processor.

D is an 8 bit data register which has one bit right shift built in.

F is an 8 bit logic network for performing binary add, subtract, logical and or, and exclusive or on two 8-bit operands. One of the operands is the bus byte and the other is the contents of D.

I is a 4 bit (digit) instruction register. 4 bit operation codes are placed in this register and decoded to control instruction execution.

Bytes can be read onto the bus from any of the registers, memory, or external interfaces. A bus byte can, in turn, be transferred to a register, memory, or external interface.

Most of the R registers are available for use as data registers, address registers, or program counters. However, if applications requiring external interrupts or cycle stealing are anticipated, $R(\emptyset)$, R(1), and R(2) should be reserved for these functions. Detailed operation of the basic micro-processor is best described in terms of its instruction set. This description will be found in section II.

C. Display

The display provided comprises a conventional X-Y-Z scope. Two display options can be program selected. Either a 32x32 or 16x64 matrix of dots can be presented for viewing. These two 1024 dot (or bit) patterns require 128 bytes of memory reserved as a display area. In the 32x32 dot mode the memory bytes would be displayed as shown in figure 3. (Memory addresses are in hex format.) "1" bits are displayed as dots, "\$\phi\$" bits as no dots. Pictures, letters, or numbers can all be displayed as patterns of bits in a memory display area. Optional use of the 16x64 dot matrix option permits 4 lines of up to 10 characters per line in a 5x7 dot format.

Figure 4 provides a convenient worksheet on which to lay out 32x32 bit display patterns. Detailed display programming will be discussed in sections II and V.

The scope used was a heath model IO-17, 3" utility model. Only one minor modification is required. The input to the retrace blanking amplifier is disconnected from the internal sweep generator and brought out to a front panel jack. This amplifier is driven directly from 5 volt TTL logic to effect Z-axis modulation.

D. Card Reader

This unit was constructed to read one 3"x5" punched card at a time. The cards are manually dropped into a top slot and read photoelectrically while falling. The cards fall into a hopper and maintain their order when removed. This type of reader provides an extremely inexpensive means for program and parameter loading. It is particularly attractive for short programs.

The card format is illustrated in Figure 5. The card is divided into two tracks (A&B). Only one track at a time is read. The "A" track is read by dropping the card in the reader with the "A" arrow down as shown. The card is then turned around for the "B" track to be read.

Each side (or track) can contain up to 12 bytes. Each byte is written as two hex digits in the appropriate column of boxes in the center of the card. The "B" track of the card shown contains the punched codes for all 16 hex digits (Ø-F). Holes are punched at the intersections of the horizontal and vertical lines. The row of 5 hole positions opposite each written hex digit is punched with its binary representation (hole punched for "1", no hole for "Ø"). A parity bit (P) is then punched to make the sum of the holes (1's) in each row odd. Blank rows are ignored.

Cards are read one hex digit (hole row) at a time while falling. A parity error sets an error light on the reader.

A manual card punch is also provided. It comprises a card guide and chad catcher. Five holes are provided labeled P, 8, 4, 2, 1. The hex digit row line is aligned with a mark on the punch and a stylus is inserted into each hole in which "1" is desired.

E. Switch Box

An auxiliary "yes-no" switch box has been provided to facilitate simplified interaction with the system by unsophisticated users. These two switches can be sensed by the program.

Section II - Order Code

A. Processing Instructions

The operation of the micro-processor is best described in terms of its instruction set which is shown in the micro-instruction summary (figure 6).

A one byte instruction format is used. Two machine cycles are required per instruction. The first machine cycle causes an 8-bit instruction to be fetched from M and placed in the I and N registers $[M(R(P))\rightarrow I,N]$. This is accomplished by gating the contents of P to select R. R(P) is then gated to A and C. While waiting for the M(R(P)) byte access time, C is incremented by 1 and replaces the original contents of R(P). The most significant digit (4 bits) of M(R(P)) is gated to I via the bus. The LSD of M(R(P)) is gated to N. At the end of the instruction fetch machine cycle, I and N contain the 8 bit instruction originally addressed by the program counter [R(P)] and the program counter has been incremented by 1 so that it now points to the next instruction byte in sequence.

At this point it should be noted that any of the 16R registers could be used as the program counter. Multiple program counters are facilitated.

The next machine cycle always executes the instruction contained in I and N. The execution of the data handling and branch instructions are described below (I2 denotes that the digit in I has the value of 2):

- I1 R(N)+1→R(N)
 The 16 bits in the R register specified by the current digit
 in N is incremented.
- I2 $R(N)-1\rightarrow R(N)$ The 16 bits of R(N) are decremented by 1.
- I4 $M(R(N)) \rightarrow D, R(N) + 1 \rightarrow R(N)$ The M byte addressed by R(N) is read from M and placed in D. R(N) is incremented by 1.
- I5 $D\rightarrow M(R(N))$ The byte in D is written to the M byte location addressed by R(N).
- I8 $R\emptyset(N) \rightarrow D$ The least significant byte of R(N) is placed in D.
- I9 $R1(N)\rightarrow D$ The most significant byte of R(N) is placed in D.
- IA $D\rightarrow R\emptyset(N)$ The byte in D replaces the least significant byte of R(N).
- IB D-R1(N)

 The byte in D replaces the most significant byte of R(N).
- IC $DD \rightarrow RDD(N)$ The least significant 4 bits (digit) in D replaces the least significant digit of R(N).
- ID N→P The 4 bit digit in N is placed in P. This effectively changes the current program counter and constitutes a branch.
- IE $N\rightarrow X$ The 4 bit digit in N is placed in X.

IF - Perform function specified by digit in N:

 $N\emptyset - M(R(X)) \rightarrow D$

N1 - M(R(X)) "OR" $D\rightarrow D$

N2 - M(R(X)) "AND" $D\rightarrow D$

N3 - M(R(X)) "EXCL.OR" $D\rightarrow D$

N4 - (MR(X)) + D→D [BIN.ADD, FINAL CARRY→DF]

N5 - M(R(X)) - D-D [BIN.SUBT., FINAL CARRY-DF]

N6 - SHIFT D RIGHT 1 BIT [LSB-DF]

Note that a flag bit (DF) is provided. This flag can be tested by the following branch instruction.

I3 - Conditional branch

N specifies the condition to be tested.

NØ - unconditional branch

N1 - byte in D not all zeros

N2 - byte in D all zeros

N3 - D flag (DF) equals 1

N4 - external flag 1 set

N5 - external flag 2 set

N6 - external flag 3 set

N7 - external flag 4 set

The last four tests will be discussed with I/O device instructions. If the condition specified by N exists the M byte following the I3 instruction is read from M and replaces the least significant byte of R(P). This permits direct branching within a 256 byte mini-page. If the specified test condition is not present the M byte following I3 is skipped and the next instruction in sequence will be fetched.

B. Input-Output Instructions

1. Yes-No Switches

The "yes" switch causes external flag 3 to be set. The "no" switch sets external flag 4. These flags are tested by the I3 instruction described above. An I6 Instruction with N=3 resets both flags (3&4).

2. Hex Switch Panel

16 hex digit switches are provided (\emptyset -F). Bytes can be entered by two switch depressions per byte. The least significant digit is entered

first followed by the leftmost or most significant digit. Instructions are provided to permit several switch input modes.

The first switch mode comprises sensing a byte ready flag and subsequently executing an input instruction to write the input byte into a memory location. This mode of operation first requires selection of the switch panel. An I6 instruction with N=1 always causes selection of an input or output device. The byte contained in M(R(X)) specifies the device to be selected. If M(R(X)) contains $\emptyset 1$ the hex switch panel is selected. (R(X)+1 is performed by this instruction.) Following selection of the switch panel it must be set to 1 of 2 possible modes of operation (programmed or direct). The switch panel remains selected until another I6 with N=1 and $(MR(X)) \neq 1$ is executed.

The switch panel is set to the "programmed" mode by an I6 instruction with N=2 and $M(R(X))=\emptyset$. (R(X)+1 is also performed.)

From this point on the switch panel interface logic is activated until reset by an I6 instruction with N=2 and $M(R(X)) \neq \emptyset 1$ (switch panel must be selected).

While active the switch logic causes external flag 1 to be set after each pair of digits is entered, indicating that a byte is ready to be stored in memory. An I3 instruction with N=4 should be used to test this condition periodically in the program. When the flag is set, an I6 instruction with N=8 will cause the input byte to be stored at M(R(X)). R(X) is unmodified. Note that the switch panel must be selected prior to testing its flag or attempting to store an input byte. When operating in this mode flag sensing and byte storage should be programmed to occur at a faster rate than anticipated manual digit entry. The byte storage instruction resets external flag 1.

The switch panel (after selection) can optionally be placed in the "direct" mode by executing an I6 instruction with N=2 and M(R(X))= \emptyset 2. In this mode of operation each pair of switch entered digits will be automatically stored at M(R(\emptyset)). R(\emptyset) will be automatically incremented by 1 following storage of each input byte. Input byte storage will occur even if the seitch panel is no longer selected. R(\emptyset) should initially contain the memory address of the first byte to be stored.

When the switch panel is used the card reader should be off (or disconnected).

3. Card Reader

The card reader shares the switch panel interface circuits. When the card reader is "on" each hex digit punched on a card is treated as a digit entered via the switch panel. Selection and byte entry is programmed as described above for the switch panel.

A ready light on the card reader indicates that the program is ready to receive card data. In the "program" mode flag sensing and byte storage instructions must be programmed to occur at a higher rate than card digits. Assuming 1 ms/card digit should be safe with this reader.

An error light on the reader indicates a card digit parity error.

Restarting the entire reader operation is required. Turning the reader off momentarily will reset the error indicator.

Either the card reader/switch panel can be used for initial program loading. This type of operation is discussed in section III.

4. Display

The display is always operated in the "direct" mode (cycle stealing) and also utilizes the program interrupt facility of the micro-processor.

To activate the display, the following program steps are required.

First the display must be selected by an I6 instruction with N=1 and $M(R(X))=\emptyset 2$ (R(X) is incremented by 1). Next the display is activated by an I6 instruction with N=2 and $M(R(X))=\emptyset 1/\emptyset 2(R(X)+1)$ is performed). If $M(R(X))=\emptyset 1$ a 32x32 bit display results. If $M(R(X))=\emptyset 2$ the display format will be 16x32 bits.

As soon as the display is activated, the display interface circuits cause memory bytes to be read from memory as needed. All bits of each byte are displayed as shown in Figure 3. The direct memory access circuits are used by the display interface. Each byte is read automatically from $M(R(\emptyset))$ and $R(\emptyset)$ incremented by one. The display steals 128×60 or 7680 machine cycles per second to maintain a 1024 bit refresh rate of 60 refresh cycles/sec. A machine cycle time of $1.6 \mu s$ results in a total availability of over 600,000 machine cycles per second. Display cycle stealing results in degrading performance by less than 2%. (Degradation would be 7680/200,000 or less than 4% for a $5\mu s$ machine cycle.)

The 128 byte memory area to be displayed must be defined by $R(\emptyset)$. The display circuits cause a program interrupt 60 times per second (after displaying byte number 128). This program interrupt always causes an automatic transfer of control to the instruction addressed by R(1) (P is automatically set to 1). An interrupt routine addressed by R(1) should be provided which initializes $R(\emptyset)$ to the address of the first byte of a 128 byte memory display area.

Two additional actions occur when an interrupt occurs. The contents of X and P are placed in T, and X is set to 2. Instruction I7 is provided to facilitate returning to normal processing following interrupt. I7 with N=8 causes T to be stored at M(R(X)). This instruction permits the

interrupted values of X&P to be saved. I7 with N=8 causes M(R(X)) to be placed in X&P effecting a return after interrupt. This instruction also causes R(X)+1 and an interrupt mask (IM) to be reset. IM is always set by an interrupt. IM inhibits interrupts and must be reset by a dummy I7 instruction when the display is initially activated.

Examples of interrupt programming provided in Section V will clarify the above.

Section III - Operating Procedures

The operator control panel is shown in Figure 7 (actual size). "X" indicates a light, "T" a toggle switch, and "M" a momentary contact push button. All square switches are momentary contact types.

A. Normal Operation

1. Power On

All toggle switches should be off. Pressing the power switch turns on the processor and interface circuits. If the display is to be used it should also be turned on. (Display, card reader, and yes-no switch box are connected via plugs at back of micro-processor.)

After power on, press SP (stop) and CL (clear). SP (stop) and ID (idle) lights should be on.

The SP switch turns off the processor clock. The ST switch turns the processor clock on. The CL switch sets \emptyset in I, \emptyset in N, and $\emptyset\emptyset\emptyset\emptyset$ in R(\emptyset). It also resets various control and interface circuits.

The SP light is off when the clock is running. The ID light is on whenever I contains \emptyset (an idle instruction).

2. Initial Program Load

- a. Load Switch Off
- b. Clear (CL) Load switch must be off
- c. Start (ST)
- d. Load Switch On.

Bytes can now be entered and automatically stored in memory starting at location $\emptyset\emptyset\emptyset\emptyset$. To enter bytes via the switch panel depress the desired hex digit switch for the least significant digit of the byte to be entered followed by the switch for the most significant digit.

Upon entering the most significant digit the full byte will be stored in memory. Bytes will be stored sequentially starting at memory location $\emptyset\emptyset\emptyset\emptyset$. The center top lights will display the 8 bits of each byte entered as they appear in memory. The card reader should be off when using the hex switch panel.

If desired, the card reader may be turned on and bytes can be entered sequentially from cards. If the card reader error light comes on, steps a-d should be repeated and loading restarted. Turn "load" off and press SP after completion of loading from switches/reader.

3. Load Memory Address Check

The address of the memory byte following the last byte entered can be checked as follows:

- a. Stop (SP)
- b. MN on
- c. Set bus select switches to "100". Lights 0-7 will show the most significant byte of the last memory byte storage address plus one.
- d. Set bus select switches to "010". Lights 0-7 will display least significant byte of memory address.
- e. MN off, bus select switches off $(\emptyset\emptyset\emptyset)$.

4. Program Initiation

- a. All toggle switches off
- b. CL (clear)
- c. ST (start)

At this point the clock is running and an idle instruction is being executed. $P=\emptyset$ so that $R(\emptyset)$ is the initial program counter. Pressing RS (resume) will cause the cycling idle instruction to be terminated and the instruction in memory location $\emptyset\emptyset\emptyset1$ to be fetched and executed. The program (starting at location $\emptyset\emptyset\emptyset1$) has now been initiated. Normal instruction fetching and execution will proceed until stopped by pressing the SP switch or an idle instruction is executed.

Note that an idle instruction in a program will cause the processor to idle only if no external devices are stealing memory cycles or causing interrupts.

The SP switch causes the clock to stop cleanly at the end of the current machine cycle. Subsequently pressing the ST switch will cause resumption of program execution with no error.

5. Reading Memory

Bytes can be read sequentially from memory at any time for checking purposes. The procedure is as follows:

- a. SP (stop)
- b. CL (clear)
- c. ST (Start)
- d. Read on

The byte lights \emptyset -7 will now be displaying the byte in memory location $\emptyset\emptyset\emptyset\emptyset$. Each time the RS switch is pressed a memory address counter will be incremented by one, and the next memory byte displayed.

Note that in both the load and read modes $R(\emptyset)$ is used as the memory address counter. $R(\emptyset)$ is set to $\emptyset\emptyset\emptyset\emptyset$ by the CL switch. It is possible to start a load/read operation at any memory location by presetting $R(\emptyset)$. This will be discussed under test procedures.

B. Test Procedures

1. Setting Registers

Any R register can be set to any value as follows:

- a. SP, CL, MN on
- b. set R select switches to number of register to be set. (\emptyset -F)
- c. R1/R∅ on to select byte of register to be set
- d. Set switches \emptyset -7 to bit pattern to be placed in selected register byte
- e. Press WR to write bit pattern into selected register.
- f. Bit switches off, R1 and RØ off
- g. Set bus SEL switches to "100" to display byte 1 of register just set or to "010" for byte 0.

The above procedure can be used to preset $R(\emptyset)$ to any starting address prior to load/read operations discussed previously. The previous procedures are modified so that following CL, $R(\emptyset)$ is set to the desired starting address.

2. Setting Memory Bytes

Any memory byte can be set as follows:

- a. SP, CL, MN on
- b. Set $R(\emptyset)$ equal to address of memory byte to be written
- c. Set switches \$0-7 to bit pattern to be placed in memory
- d. Press WM to store bit pattern in memory

- e. Bit switches off
- f. Set bus select switches to " $\emptyset \emptyset 1$ " to display memory byte just stored.

3. Miscellaneous

The repeat switch permits repeated execution of a single machine cycle.

The MC switch permits one machine cycle to be executed per ST depression.

The win switch permits setting A bit switch pattern into I and N. The CM switch permits clearing memory. The memory clear procedure is:

- a. SP, CL, MN on
- b. Bit switch 4 on
- c. Pressing win writes 4 into I and Ø into X.
- d. MN off, RPT on.
- e. Pressing ST causes repeated execution of an I4 instruction. This continuously sequences through all memory locations in a read mode. Briefly turning CM on will result in all memory locations being set to $\emptyset\emptyset$.

A variety of other manual operations are possible. The bit switches and lights are connected to the byte bus for flexibility. The detailed logic in Section IV should be examined to determine feasibility of any desired manual operation. The following briefly reviews the major functions of all switches and lights:

ST - Start Time Pulses (SP light off).

SP - Stop Time Pulses

RS - Resume execution following idle (causes $R(\emptyset)+1$)

CL - Clear to idle state, stop TP's, set $R(\emptyset)$, N, P. to \emptyset

READ - $M(R(\emptyset))$ - Bus, $R(\emptyset)$ +1 (if SP light off)

LOAD - Permits card/switch load

Ø-7 Lights - Bus Status

Ø-7 Switches - Set Bus to "1" (if MN)

MN - Enable Manual operations (MN light on)

R1 - Inhibit RØ RD/WR

RØ - Inhibit R1 RD/WR

 $PX - P&X \rightarrow 7$

WIN - Bus→I,N

WP - Bus→P

WR - Bus→RØ/R1 of selected R

WM - Bus→M(A)

R Select - Selector R→A

Bus Select:

 $\emptyset \emptyset \emptyset$ - E/ \emptyset -7 Switches \rightarrow Bus

ØØ1 - M→Bus

Ø1Ø - AØ→Bus

Ø11 - T→Bus

100 - Al→Bus

1Ø1 - N→Bus

11Ø - D→Bus

111 - "ØØ1ØØØØ1"→Bus

RPT - Repeat Machine Cycle

MC - One machine cycle at a time

CM - Write M

SP Light - TP's off

ID Light - Idle

MN Light - MN switch on

NB Light - Ready for next input byte (when hex switch panel active)

Power - AC on/off

Section IV - Detailed Logic

Logic-1 through logic-19 show the detailed logic design of the micro-processor system. Table I shows the number of chips used in the design. Three power supplies are provided as shown in Figure 8. All circuits were mounted on cards as shown in Figures 9-14. Figures 15-18 provide sample timing for selected logic.

Logic-1 and logic-2 illustrate the control panel switch wiring. The 16 hex switches are shown on logic-14 with their interface logic.

A word about conventions - Logic symbols have both a card location (SE1, XC6, etc.) and a chip type (7400, 74121, etc.). Pin numbers are also provided. Multiple wire buses are indicated by slash marks.

Logic-3 shows the memory. It comprises 32-256 bit fully decoded, static ram chips. Outputs, inputs, and addresses, are connected directly to form a 1024 byte memory bank. The least significant 8 bits of an address select a byte location within a chip. The next two bits are decoded to select one of 4 groups of 8 chips. Memory access must be less than 800ns to achieve a 1.6µs machine cycle. Operation of the memory merely comprises

comprises applying address levels. After the access time the addressed byte appears as DC levels on the memory output lines. Read is non destructive.

Writing is performed by applying address and write data followed by a write pulse (MWR).

Logic-4,5,6 show the details of the processor data flow paths as indicated in Figure 2.

Logic-9 shows the time pulse generator which controls timing of all operations. 8 time pulses are provided as shown by the timing diagram. Eight 100ns time pulses separated by 100ns would yield the minimum machine cycle of 1.6µs. In order to maintain the required display refresh cycle the time pulse oscillator should not be adjusted to cause machine cycles over 5µs.

A machine cycle comprises 8 time pulses. There are four different types of machine cycles. These four types are defined by the two bit register (YB4) shown in logic-10. The 4 possible states of this register activate 4 lines $S\emptyset$, S1, S2, and S3. These levels define one of four types of machine cycles at any given time.

In normal operation only SØ and S1 types of machine cycles occur. SØ defines an instruction fetch machine cycle. SØ is combined with time pulses to cause a new instruction to be fetched from memory and placed in the I and N registers. S1 follows SØ and activates the instruction decoder (logic-10). One of 16 instruction lines (IØ-IF) is activated depending on the instruction code in I. This line is combined with the time pulses to cause the specified instruction function to be executed. Logic 11, 12, and 13 provide the proper data path control signals as a function of the type of machine cycle and instruction.

For an input request, S2 causes $R(\emptyset)$ to address the memory and stores an input byte at the addressed location. $R(\emptyset)$ is incremented by 1 so that a sequence of input bytes will be stored in sequential memory locations. For an output request, S2 fetches the byte at $M(R(\emptyset))$ and places it on the output bus. $R(\emptyset)$ is again incremented by 1.

A program interrupt line is also provided (logic-7). Activating this line causes an S3 cycle to occur after the next S1 cycle. S3 causes S and P to be placed in T. P is then set to 1 and X to 2. Resumption of the normal SØ-S1 sequence will then result in execution of an interrupt routine specified by R(1).

Logic-8 shows the circuits used by the I6 instruction for selecting specific I/O devices. This logic is readily expanded to permit selection of additional devices.

Logic-14 and 15 illustrate the hex switch interface. A counter (VA1) continuously scans the 16 switches via a decoder (VC0). Depression of a switch sets VD1, stopping the counter at its binary equivalent. The counter digit is placed in 4 bit register VA0 (logic-15) and switch scanning is resumed after appropriate bounce elimination delays (VE0 and VD0).

A second switch depression again stops the counter at the switch count. This time, however, the processor is notified that an input byte is ready via either the EFI bus or input request bus. After the byte is transferred to the processor, switch scanning is resumed.

Logic 16 shows the card reader interface. The card reader contains six photosensors (1, 2, 4, 8, P and C). Sensors 1, 2, 4, 8, and P provide outputs to the interface indicating the presence of data holes. The C photosensor monitors the center of the card in which holes are never punches. The C line indicates the presence of a card and is used to blank the hole sense line when no card is present. Top and bottom card notches insure integrity of the C sense line.

Each row of card holes read represents one hex digit. These are handled in the same manner as hex switch depressions. The four bit card digit is compared with the contents of the scanning register (VA1-Logic 14). A match generates a set X signal stopping VA1 at the hole pattern just read. This digit is transferred to register VAØ as before and scanning resumed. Byte accumulation, processor notification, and transfer are handled as before by the switch interface circuits.

The card reader logic also includes digit parity checking. The reader on switch disables bounce suppression delays in the hex switch logic.

Switch entry should not be attempted with the reader switch on. Errors will result.

Logic-17 and 18 show the display interface logic. It is best understood by reference to the timing shown in Figures 17 and 18. A 12 bit counter is provided (A \emptyset -A5, B \emptyset -B5 in logic-18). Y and X ramp generators provide a display raster synchronized to 60%. The counter triggering rate provides the timing shown. Bytes are requested from the processor at

the times shown. All bytes for a 32 (or 64) bit line are requested and stored in ZA1 (logic-17) prior to each line sweep (X ramp). During the line sweep 4 bits at a time are fetched from AZ1 and the individual bits used to modulate the beam at the proper bit times. At the end of the 32nd line sweep a program interrupt request is generated.

The processor interrupt program is responsible for initializing the display address register $R(\emptyset)$.

Logic-19 shows the interface circuits for the auxiliary "yes-no" switch box. Pressing a switch sets the appropriate flag. The program is responsible for sensing and resetting the flags at appropriate times.

One additional feature is included in the system. This is an audio monitor circuit to which an external speaker may be connected via the monitor plug. Bit Ø of input/output bytes set and reset the RCl latch.

Section V - Sample Programs

The examples presented in this section were selected to clarify the operation of the system. Examples of input-output modes and interrupt processing are provided. All examples are in machine language. The coding form was designed for use with this order code and system. Each sheet provides space for 48 bytes or instructions. After coding, card numbers can be added and cards prepared directly from the coding form. Each 12 byte card trace is numbered separately.

The "S" column can be used to name specified memory locations (subroutine entry points, table base addresses, etc.). The "P" column
facilitates keeping track of the register being used as the P counter for
each section of code. The "X" column can be used to indicate which register

has been assigned to X. The "M" column should contain consecutive memory addresses. The (M) column represents the contents of each memory location. This column represents the sequence of bytes to be placed in memory. The last two columns facilitate self documentation of programs.

Program SA-deduce is shown in Figure 19 and the following two coding sheets. Deduce illustrates the use of the seitches and uses the 8 bug bit lights as output. The player first loads the program starting at M(0000) as described in Section III. He then chooses one of the 8 lights (0-7). Pressing Cl, ST, and RS in sequence initiates the program. First, the light pattern "11110000" is displayed. The player responds by entering 00 via the hex switch panel if his chosen light is off and "11" if it's on. The program displays two more patterns of lights, waiting for a player switch response following each pattern. After the last (third) player response the program deduces the chosen light, turns it on, and stops. A CL-ST-RS sequence permits the game to be repeated.

The program requires only 70 bytes. This is relatively good memory utilization since only 18 average (4 byte) 360 type machine instructions could be provided in the same memory space.

The program flow as shown in Figure 19 is straightforward. The section of code Ml partially initializes registers. Since $R(\emptyset)$ will be subsequently required as a hex switch input byte storage pointer the program counter is changed to R(5) leaving $R(\emptyset)$ free. Initialization is resumed at M2. The hex switches are selected and set to the direct mode. As discussed previously, the direct mode causes an automatic memory store cycle (at $M(R(\emptyset))$) to occur for each byte entered (2 hex digits).

The idle instruction (IØ) at M3 halts the program until an input byte storage cycle occurs. Following the stolen input byte storage cycle, the instruction following idle is fetched and executed. Since $R(\emptyset)$ is automatically incremented during each input byte storage cycle it must be decremented to point to the byte just entered. An idle instruction always causes M(R(N)) to be placed on the byte bus. The idle instruction here, causes M(R(1)) to be placed on the bus. The 8 buß lights therefore display the contents of M(R(1)) for the duration of the idle instruction. In this manner the 3 bit patterns at MA are displayed sequentially as required.

The storage of an input byte causes program resumption (after idle) and the newly entered byte at IA is tested. From the responses to the 3 light patterns the number of the chosen light is readily determined. This is converted to a single light pattern via table MT. The use of an IC type of instruction to perform this table look up is illustrated in program segment M7.

Deduce requires 6 card tracks and is completely contained on 3 cards.

It should be again noted that while programs are normally loaded starting at $M(\emptyset\emptyset\emptyset\emptyset)$, normal initiation (CL-ST-RS sequence) always skips $M(\emptyset\emptyset\emptyset\emptyset)$. Program execution therefore begins at $M(\emptyset\emptyset\emptyset)$ leaving $M(\emptyset\emptyset\emptyset\emptyset)$ free to be used in any manner desired.

The next sample program (SB-display) illustrates the use of the scope display and program interrupt. This program is shown in Figure 20 with detailed coding on the following two sheets. It requires 208 bytes of memory, 128 of which are required as display refresh storage. The program itself requires only 80 bytes and can be contained on 3.5 cards.

128 bytes (1024 bits) of memory are displayed in a 32x32 bit format on the scope. $M(\emptyset 1 \emptyset \emptyset - \emptyset 17F)$ is used as the area of memory displayed. Figure 3 illustrates the layout of the 128 bytes on the display CRT.

The program is loaded starting at M(0000). It is initiated at M(0001) by a CL-ST-RS switch sequence. The display will be blank at this point. The operator may now cause any pattern of dots desired to be displayed. First two hex digits are entered (via hex switches/card reader) specifying a displayed byte address. The 2 digit addresses of the displayed bytes are shown in Figure 3. (Figure 4 provides a convient form for laying out desired 32x32 display patterns). A second byte is then entered representing the actual 8 bit pattern to be displayed at the previously entered address. This second set of 8 bits will immediately appear on the display screen. Repeating the above permits construction of any dot pattern on the display screen.

Code M1,M2 initializes registers and sets a 1 bit counter (K) to \emptyset . K specifies whether an input byte specifies a display address or an 8-bit display pattern. Display refresh requires $R(\emptyset)$ for cycle stealing and R(1) and R(2) for program interrupt. M1 code therefore changes the program counter from $R(\emptyset)$ to R(3) and resumes initialization at M2.

The C1 loop initially clears the memory area to be displayed. M3 indicates the use the I6 type of instruction to activate the display interface. From this point on, the display interface will automatically steal memory cycles to retrieve memory bytes for display refresh. $R(\emptyset)$ is used for this purpose. Display generated program interrupts are also required to reset $R(\emptyset)$ to the beginning of the memory display area after 128 bytes have been refreshed. This program interrupt will be ignored

until the interrupt mask (IM) is reset. IM is always set when the machine is cleared. IM reset is performed by a dummy "70" instruction in M3. Note that P and X are set by this instruction so that careful use of this instruction is required.

After activation of the output display, the hex switch/reader input channel is selected. Note that, once initiated, output display operation is independent of external channel selection. The input channel is now set to the program mode and EF1 is monitored in loop M4 to determine when A input byte is available to be stored. The stored input byte is then used to modify R(A) or A displayed byte $A^{*}M(R(S))$ depending on the value of K. Input monitoring is then resumed until a new input byte.

Since the output display causes program interrupts an interrupt routine is provided (I1-I2-I3). This routine is automatically entered when an interrupt occurs. P is set to 1 and X to 2 by the interrupt. Instruction "78" in I1 stores X and P values of the interrupted program which are contained in T. Instruction "70" in I3 restores the original values of X and P thereby effecting return to the interrupted routine. This instruction also resets the interrupt mask which is set each time an interrupt occurs.

A side benefit resulting from the simple machine structure is the ability to store its state in two bytes (D, X, and P).

Because of the limited instruction set, extensive use of subroutines is anticipated. This is not illustrated in the above examples. The machine structure facilitates branch and link functions. One method is described below. For example, the following register conventions might be established:

- R(3) Main program counter (00A0)
- R(4) Call routine pointer (0101)
- R(5) Subroutine program counter (\emptyset 2XX)

If () represents initial R(3), R(4), and R(5) contents with R(3) pointing to a subroutine call instruction, then the following illustrates one possible call and return sequence:

Main Program (P3)

M Location	Contents	Instruction	Comments
ØØAØ ØØA1 ØØA2	D4 2Ø P1	4→P 	Jump to call routine Subroutine identifier Parameter 1
	•	•	rarameter I

Call Routine (P4)

M Location	Contents	Instruction	Comments
Ø1ØØ	D3	3→P	Return to main pro
Ø1Ø1	43	$M(R(3))\rightarrow D$, $R(3)+1$	Put subroutine
Ø1Ø2	A5	D→RØ(5)	Identifier in R(5)
Ø 1 Ø 3	D5	5→P	Jump to subroutine
Ø1Ø4	3Ø	$\emptyset \emptyset \rightarrow R\emptyset (P)$	Go to $\emptyset1\emptyset\emptyset$
Ø1Ø5	ØØ	COS COS COS	

Subroutine (P5)

M Location	Contents	Instruction	Comments
Ø22Ø	43	$M(R(3))\rightarrow D$, $R(3)+1$	Get P1 from M (ØØA2)
•	•	•	•
•	•	•	•
Ø232	Ď4	4→P	Return to M (Ø1Ø4)


Using the above system requires only two program bytes to call a subroutine. These two bytes can then be followed by as many one byte subroutine parameters as required. It should be noted that the use of one byte instructions permits a calling routine of only six bytes. Other subroutine calling techniques could, of course, be used.

The above system also solves the problem of branching between 256 byte mini-pages. One subroutine can be a "go to" subroutine. A "go to" function would then be specified as follows:


DN, GT, XX, YY.

This four byte sequence would enter a call routine specified by R(N) which in turn selects the "go to" subroutine specified by "GT". The "go to" subroutine would place "XX" and "YY" into the original program counter and return to this "go to" address (via the call routine as above). In this manner a branch to any memory location would only require four bytes.

It is advisable to set up sub-routine calling conventions whenever the program exceeds 256 bytes.



SYSTEM BLOCK DIAGRAM FIGURE 1



MICRO-PROCESSOR BLOCK DIAGRAM FIGURE 2

	DI DO	DI DO	01 00	DI 04
	76543210	76543214	76543210	76543210
		+		
	43	92	01	99
φ7		96	45	94
P	ØB	ΦA	49	48
1	ØF	ΦE	QP.	QC.
	13	12		10
	17	16	15	14
	18	11	19	18
	IF	IE	10	16
2 >	23	22	21	20
	27	26	25	24
	2B 2F	ZA	27	28
		2.5	20	26
	33	32	31	30
3	37	36	35	34
	3B	3A'	39	38
	3F	38	3D	36
	43	42	41	40
+	47	46	45	44
	4B	4A	49	48
	4F	4E	40	40
5	53	52	51	50
	57	56	55	54
	53	5A	59	58
	5F	5E	50	56
6	63	62	61	60
	67	66	65	64
	68	6A	69	68
	6F	6E	60	GC
7	73	72	71	70
	77	76	75	74
	78	7A	79	78
	7F	7E	70	76

EXAMPLE!]

- = BIT" 2" OF BYTE AT M LOCATION "ZA"

FIGURE 3






FIGURE 4



CARD FORMAT

BASIC MICROPROCESSOR- ORDER CODE SUMMARY

- ON IDLE $D N N \rightarrow P$ $\begin{bmatrix} 1 & N \\ R(N) + 1 \end{bmatrix}$ EN N X $[2 \ N] \ R(N) - 1$ $F \cap M(R(X)) \rightarrow D$ $4 \text{ N} \text{ m}(R(N)) \rightarrow D, R(N) + 1$ $F1 M(R(X))/D \rightarrow D$ $5 N D \rightarrow M(R(N))$ $F 2 M(R(X)) &D \rightarrow D$ 8 N RO(N) >D $F 3 M(R(X)) \rightarrow D$ 9 N R1(N) D $F \neq M(R(X))$ plus $D \rightarrow D$ $A N D \rightarrow RO(N)$ F 5 M(R(X))minus D→D $B N D \Rightarrow R1(N)$ F 6 SHIFT D RIGHT ONE BIT $C N DO \longrightarrow ROO(N)$ F 7 SPARE 6 3 RESET EF3 & EF4, R(X)+1 6 8 INPUT BYTE $\rightarrow M(R(X))$ 78 $T \rightarrow M(R(X))$ 7 0 $M(R(X)) \rightarrow XP, R(X) + 1, RESET IM$ 3 0 Y Y→RO(P) UNCONDITIONAL BRANCH 31 Y Y \rightarrow RO(P) IF $D \neq 0$
- 32 Y Y \rightarrow RO(P) IF D=0
- 33 Y Y \rightarrow RO(P) IF DF=1
- 34 Y Y \rightarrow RO(P) IF EF1=1 (INPUT BYTE READY)
- 35 Y Y \rightarrow RO(P) IF EF2=1
- 36 Y Y \rightarrow RO(P) IF EF3=1 (YES SWITCH)
- 37 Y Y \rightarrow RO(P) IF EF4=1 (NO SWITCH)
- 6 1 & M(R(X)) = 0 1 SELECT INPUT (CARD/SWITCH).R(X) + 1
- 62 & M(R(X)) = 01 SET SELECT INPUT TO PROGRAM MODE, R(X) + 1
- 6 2 & M(R(X)) = 0 2 SET SELECT INPUT TO DIRECT MODE, R(X) + 1
- 61 & M(R(X)) = 02 SELECT OUTPUT (DISPLAY), R(X)+1
- 6 2 & M(R(X)) = 0.1 SET SELECT OUTPUT TO 32×32 MODE, R(X) + 1
- 6 2 & M(R(X)) = 0 2 SET SELECT OUTPUT TO 16×64 MODE, R(X) + 1



TEST + MAINTENANCE

OPERATIONS


NORMAL


BYTE ENTRY HEX SWITCH PANEL


FIGURE 7 CONTROL PANEL

CHIP TYPE	M	P	TO	FOT
7400 4x2 NAND		24	12	36
7401 4x2 NAND (O.C.)		3	6	9
7402 4x2 NOR	_	6	4.	10
7404 HEX INVERT		8	6.	14
7408 4x2 AND	-	3		4
7410 3x3 WAND		7.	5	12
7420 2x4 NAND	-	4	1	5
7427. 3x3 NOR	-	2		2
7430 1 X8 NAND	ACTION	1	dissile	1
7474 2 D F F	-	-2	4	6
7475 4 LATCH	-	9	_	9
7486 QUAD EXCLUSIVE OR	_	_		1
7489/8225 4x16 RAM.	_	4	1.	5
7493 4 BIT CTR.	_	1	4.	5
7495 4 BIT L/R SHIFT		2	1.	3
7496 5 BIT REG.	-	_	2.	2
74121 ONE SHOT		3	10	13
74151 B BIT SELECT.	-	9		10
74154 4 TO 16 DECODE.	1			2
74155/M4006 3>8 DECODE.	union.	2	2	4
74175 GUAD D FF	_	3	-	3
74180 PARITY CHECKER	-	-	1	1
74181 4 BIT ALU	_	2	-	2
74193 4 BIT +/- COUNTER	-	4	600.00°	4
SIG. 2501 B. 256 BIT MEMORY	3.2	7.7-	_	
	33	100	63	196

TABLE I SYSTEM CHIP COUNT








BUS (IP)

Idz8/71 JAW BUS (IN) PING.



BUS (IP) PIN 5

BUS (IP) PINS

(IP)

11

BIT5 0,1,2,3

(IP)

11

BITS 4,1,2,3


(P)

26


BITS 4.5,6,7


10/28/71 JAW


N=2/A (P)



BUS(IP) PIN 5









FIRST PULSE & 2 x WIDTH OF SUCCESSORS

CLOCK(P)

C: GEOPS FOR T24000S

C=240ps FOR T 22 200As (SMC)






10/28/71 JAW


12/7/71


JAW


> SEL RX(P)




12/7/71 JAW










12/7/71 JAW






YES-NO SWITCH BOX






JAW 12/7/71










M CARD (WIRING SIDE)

1024 BYTE M (+16 CHIP EXPANSION)


	-	5		98	4					et made			ايدس		MENC?		ф			
T	6	0	0	0	6	0	6	0	0	6	0	6	4	6	c	0	0	6	T	MP MP
1	0			4	6		0		4	ė		0				69	0	0	1	MP


FIGURE 9

FIGURE 10 S-V CARDS




(PARTIAL HEX SWITCH INTERFACE)






CARD S (WIRING SIDE)
(PARTIAL CONTROL SWITCH INTERFACE).




12/7/71 JAW



12/7/71. JAW


Z CARD

FIGURE 13



CARD Z (WIRING SIDE)

CRT DISPLAY INTERFACE



CARD R (WIRING SIDE)
CARD READER INTERFACE

WAU




FIGURE 15




FIGURE 16






FIGURE 17



CHANNEL Z (CRT) TIMING B



R(4) = INPUT ANSWER BYTE ADDRESS

R(1) = PATTERN POINTER

M(R(2)) = K

 $R\Phi(3) = J$

 $R\phi(4) = N$


R(5) = PROGRAM COUNTER

FIGURE 19

NO.	SA	4 n.	PIC	JGRAM	ve	DUCE	
	S	P	X	M	(m)	INSTRUCTION	comments
-	IA		-	4444	ΦΦ	NOT EXECUTED	TNPUT ANSWER BYTE STURAGE
	MI	0	-	4001	90	R1(4) → D	"\phi\phi" \rightarrow D.
1		0	-	2	BI	D+R1(1)	
1		0	-	3	B2	D > R1 (2)	
		0	-	4	B5	D = R1(5)	
		0	-	5	40	M(R(Q)) = D. R(Q) T1	
-		0	-	6	92	"50"	
P		0	*1007*	7	A3	0 > RQ(3)	2→丁
-		0	William	8	40	$M(R(0)) \rightarrow D, R(0) + 1$	
00		0	engs.	9	18	"18"	
		0		A	A5	D-R4(5)	MZ > R(5)
		0	-	B	05	5+17	GO TO MZ
		-	1900-	99¢C	04		K
	MA	depart	-	0000	FO	"1111 0000"	
		· Common of the	-	E	CC	"1100 11 00"	PATTERN TABLE
		-		F	AA	"10101010"	٦
	MT	-	Eller	0010	01		
		ya-	-	1	92		
N		Editor	_	2	94		BINARY TO
0		Miller	_	3	08		DECIMAL
ar		-	-	4	10		CONVERSION
Ü		1000	-	5	20		TABLE
		tina.	-	6	40		
		garin.	-	7	80	11/2/21 0 0/21	
	MZ	5	-	3100	45	M(R(5)) > D, R(5) +1	
		5	-	9	44	"04"	11 - 11
		5	auguste-	A	A4	D + RQ(4)	4 → N
		5	1-	ß	45	M(R(5)) > D, R(5)+1	
		5	-	C	QD A	THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER.	MA - PATTERN POINTER
~		5	-	D	AI	D - RO(1)	TIA SPATIENT TOTALEN
0		5	-	E	95 AU	$R_1(5) \to 0$ $D \to R_0(0)$	IA → R(Φ)
0	-	5	-	THE RESERVE OF THE PERSON NAMED IN	45	M(R(5)) +D, R(5)+1	311
0		5	-	9920	dC	" OC"	
U	-	5	-	2	A2	D + RQ(2)	K ADDRESS -> R(2)
	-	5	-	3	E5	5-X	
	-	5	5	4	61	SELECT HEX SWITCHES	
		5	5	5	01	"OI"	
	-	5	5	6	62	SET DIRECT MODE	
		5	5	7	02	"SD."	
	M3	5	13	0028	91	IOLE.	M(R(1)) -> LIGHTS
	113	5	galleria.	9	20	R(0)-1	RESET ROO) TO JA AFTER INPUT BY
1		5	-	A	40	$M(R(\phi)) \rightarrow D, R(\phi) + 1$	
0		5	-	B	20	R(4)-1	
rd		5	0.00	L	32	D=05	
O		5	-	0	32	"32" YES -	- CHOSEN LIGHT OFF; SKIP TO M5
	M4	5	-	002E	E2	2 + X	
		5	12	F	84	The second secon	$N \rightarrow D$

1	PROGRAM	OF	Due.	E
1	PROGRAM	VE	000	Com

NO.	SA		PRO	OGRAM	DE	DUCE	DATE 12/7/71	PAGE 2/2
	S	P	X	M	(m)	INSTRUCTION	comments	
		5	2	0434	F4	M(R(x))+0+0	KTN	
		5	2.	1	52	D+M(R(x))	KTNAK	
	M5	5	-	0032	83	RQ(3) -> 0		
		5	-	3	32	0=03		
		5	-	4	36.	"36" YES-	-J=0-SKIP TUM	7
	MG	5	-	0035	23	R(3)-1	5-1	
5		5	-	6	111	R(1)+1	PATIERN POINTER	+1.
0		5	-	7	84	RQ(4) > 0		
-		5	-	8	F6	SHIFT RIGHT		
0		5	_	9	A4	D > RQ(4).	SHIFT N'	
		5	-	A	30	BRANCH		
	1	5	-	B	28	1158"	RETURN TO M3.	
	M7	5	-	003C	111	R(1)+1	MT + RI	
		5	-	D	42	M(R(2)) +D, R(2)+1		
		5	-	E	CI	DQ > RQQ(1)	K+RI.	
		5	-	F	22	R(2)-1		
		5	-	9940	95	R1(5) + D		
		5	-	1	52	D+M(R(2)).	RESET K TO 04	
9		5	-	2	E5	5 + X		
0		5	5	3	62	TURN SWITCHES OFF		
0 70		5	5	4	00	4	4.16	
Ü	END	5	5	0045	01.	TOLE	CHUSEN LIGHT C	N
		-						
		-						
		designation in						
			_					
		-	-					
		_	-					
0			-					
0			-					
ŭ			-					
			_					
-		_	-	-				
		_	-	-				
			-	-	-			
			-					
		_	-	-				
		-	-					
		-	-	-				
		_	-	-				
0	-	-	-	-	-			
0	-	-	-	-				
U	-	-	+	-				
	-	-	-	-				
					A.			JAW



M(Q140) - DITF) = M DISPLAY AREA (128 BYTES).

R(4) = DISPLAY POINTER

R(1) = INTERRUPT PROGRAM COUNTER

R(Z) = INTERRUPT STORAGE POINTER

R(3) = MAIN PROGRAM COUNTER

M(R(41) = INPUT BYTE STURAGE (TEMPORARY)

RO(5) = K

R(A) = DISPLAY MODIFICATION POINTER.

FIGURE 20

JAW

NO.	. 53		PR	OGRAM	DIST	PLAY	DATE 12/7/71 PAGE 1/2
	S	P	X	M	(m)	INSTRUCTION	comments
	BS	-	-	4444	00	giornos grantes de la constanta de la constant	INPUT BYTE STORAGE
	MI	0	-	9401	90	R1(0) > 0	
		0	-	2	BI	D-RI(I)	
		0	-	3	BZ	D>R1(2)	
		0		4	B3	D-R1(3)	
		0	Name .	5	84	D+R1(4)	
		d	-	6	A4	D - RO(4)	BS -> R(4)
1		0	tur	7	A5	D+R4(5)	0 > K
r d		d	ugr.	8	40	M(R(Q)) > D, R(Q) +1	The state of the s
00		0	-	9	110	"M2"	paradicipanting to the state of the SP Addition of the state of the st
		0	-	A	A3	D > RQ(3)	M2 > R(3)
		0	-	B	03	3 > P	60 TO M2
	38	_	-	UPPC	44	Acceptables	XIP SAVE LOCATION
	SA	tom	-	990 D	00	and a second	D SAVE LOCATION
	I3	1	2	MAGE	FO	$M(R(X)) \rightarrow D$	SA → D
		i	2	F	22	R(2)-1	
		1	2	4010	70	$M(R(x)) \rightarrow XP, R(x)+1$	SB > X,P (RETURN), RESET IM
	II	1	Z	0011	52	D>M(R(2))	SAVE DESA
	- de-	1	2	2	22	R(2)-1	
2.		1	2	3	78	T>M(R(X))	SAVEX, PESB
D.	IZ	1	2.	0014	91	$RI(1) \rightarrow D$	
O		1	2:	5	AØ	D>RU(4)	
		1	2	6	41	M(R(1)) > 0, R(1)+1	personner (n. 1685) personale veren. Ejen et 180 meren veren dat de deuts de veren de de de de veren de
		1	2	7	91	"41"	
		1	2	8	30	0 > RI(0)	4100 > R1
		1	2	9	12	R(2)+1	
		1	2	A	30	BRANCH	
		1	2	B	QE	"13"	60 TO I3
	MZ	3	-	001C	43	M(R(3)) > D, R(3)+1	
		3	-	0	111	"II"	
m		3	-	E	AI	D > RO(1)	II→R(1).
'		3	1-	F	43	M(R(3)) > D, R(3)+1	
rd		3	-	0020	00	"5A"	
CO		3	-	1	AZ	D>R4(2).	SA → R(2).
		3	-	2	43	M(R(3)) +0, R(3)+1	
		3	-	3	91	1141,,	
		3		4	BA	D + RI(A)	
		3	gara.	5	43	M(R(3)) > D, R(3)+1	
		3	· ugati	6	75	"7F"	
		3	-	7	AA	0 > RO(A)	017F → R(A)
	CI	3	-	9058	93	R1(3) > D.	
		3		9	5A	$D \rightarrow M(R(A))$	$\phi\phi\to M(R(A))$
7		3	-	A	8A	R4(A) > D	
P		3	1000	B	32	D=03	
are		3	_	C	30		SKIP TO M3 (END CLEAR)
Ü		3	_	D	2A	R(A)-1	
		3	-	E	30	BRANCH	
		3	-	F	28	""	-> REPEAT FROM CI

NO	. 5B		PR	OGRAN	DIS	PLAY	DATE 12/7/71 PAGE 2/2
	S	P	X	M	(m)	INSTRUCTION	comments
	M3	13	1-	4434	E3	3 → X.	
		3	3	1	61	SELECT DISPLAY .	
		3	3	2	Q2	"42"	
		3	3	3	62	SET DISPLAY = 32 x 32	
		3	3	4	41	"01"	
		3	3	5	74	3+P,3+x, R(x)+1	RESET IM
10		3	3	6	33	"53"	
1		3	3	7	61	SELECT INPUT	
-		13	3	8	Ф1	"41"	
0		3	3	9	62	SET IN = PROGRAM N	DDE
		3	3	A	Ø1	"01"	
	M4	13	-	043B	34	EF1=1?	TEST FOR INPUT BYTE
		3	1-	C	3F	"M5" -	> BYTE READY - GO TO M5
		3	-	D	30	BRANCH	
		3	1-	E	3 B		> REPEAT FROM M4
	M5	3	1-	443 F	E4	4 > X	
		3	14	0040	68	BYTE > M(R(A))	INPUT BYTE > SB
		3	14	1	85	RQ(5) > D	
9		3	14	2	32	0=03	
1		3	14	3	4A	CONTRACTOR OF THE PROPERTY OF	7K=4-60 TO MG
ard	M7	3	14	9944	FU	M(R(x)) > 0	
O		3	14	5	5A	D>M(R(A))	BYTE > M(R(A))
		3	4	6	93	R1(3) 7 D	
		3	4	7	A5	07RQ(5)	Ø -> K
		3	4	8	30	BRANCH	
		3	4	9	38	"M4"	RETURN TO MY
	M6	3	4	444A	FO	$M(R(x)) \rightarrow D$	
		3	4	В	AA	D>RO(A)	
		3	4	C	83	RO(3) > 0	
		3	4	0	A5	D > RQ(5)	ひ → K
1		3	14	E	30	BRANCH	
1		3	4	F	38	"M4"	RETURN TO MY
70							
00							
		Fire					
				diagrams.		A CONTRACTOR OF THE PROPERTY O	
_				A. A. A. A.			
ard						PAGE TO STORE STORE STORE STORE STATE OF THE STORE STO	
U							
STATE OF THE PARTY.	THE RESERVE OF THE PERSON NAMED IN	NAME AND ADDRESS OF	NAME OF TAXABLE PARTY.	The real Property lies and the least of the	Service Laboratory and Publishers	THE PARTY WHEN THE PA	